

04-07-00

00/90/40  
JCS  
U.S. PTO

# UTILITY PATENT APPLICATION TRANSMITTAL

## (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
NAK1-BK59

Total Pages in this Submission

JC525 09/5406  
04/06/00**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**A MULTI-WORD ARITHMETIC DEVICE FOR FASTER COMPUTATION OF  
CRYPTOSYSTEM CALCULATIONS**

and invented by:

Natsume Matsuzaki et al.

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:
 Continuation    Divisional    Continuation-in-part (CIP)   of prior application No.: \_\_\_\_\_

Which is a:

 Continuation    Divisional    Continuation-in-part (CIP)   of prior application No.: \_\_\_\_\_

Which is a:

 Continuation    Divisional    Continuation-in-part (CIP)   of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1.  Filing fee as calculated and transmitted as described below
2.  Specification having seventy (70) pages and including the following:
  - a.  Descriptive Title of the Invention
  - b.  Cross References to Related Applications (*if applicable*)
  - c.  Statement Regarding Federally-sponsored Research/Development (*if applicable*)
  - d.  Reference to Microfiche Appendix (*if applicable*)
  - e.  Background of the Invention
  - f.  Brief Summary of the Invention
  - g.  Brief Description of the Drawings (*if drawings filed*)
  - h.  Detailed Description
  - i.  Claim(s) as Classified Below
  - j.  Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
NAK1-BK59

Total Pages in this Submission

**Application Elements (Continued)**

3.  Drawing(s) *(when necessary as prescribed by 35 USC 113)*  
a.  Formal Number of Sheets Eighteen (18)  
b.  Informal Number of Sheets \_\_\_\_\_

4.  Oath or Declaration  
a.  Newly executed *(original or copy)*  Unexecuted  
b.  Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*  
c.  With Power of Attorney  Without Power of Attorney  
d.  DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5.  Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under  
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.

6.  Computer Program in Microfiche *(Appendix)*

7.  Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*  
a.  Paper Copy  
b.  Computer Readable Copy *(identical to computer copy)*  
c.  Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8.  Assignment Papers *(cover sheet & document(s))*

9.  37 CFR 3.73(B) Statement *(when there is an assignee)*

10.  English Translation Document *(if applicable)*

11.  Information Disclosure Statement/PTO-1449  Copies of IDS Citations

12.  Preliminary Amendment

13.  Acknowledgment postcard

14.  Certificate of Mailing

First Class  Express Mail *(Specify Label No.):* EM342593078US

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
NAK1-BK59

Total Pages in this Submission

**Accompanying Application Parts (Continued)**

15.  Certified Copy of Priority Document(s) (*if foreign priority is claimed*)

16.  Additional Enclosures (*please identify below*):

**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	17	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	2	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable)					\$0.00
				<b>BASIC FEE</b>	\$690.00
<b>OTHER FEE (specify purpose)</b>				Assignment Recordation	\$40.00
				<b>TOTAL FILING FEE</b>	\$730.00

A check in the amount of **\$730.00** to cover the filing fee is enclosed.


The Commissioner is hereby authorized to charge and credit Deposit Account No. **16-2462** as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of \_\_\_\_\_ as filing fee.

Credit any overpayment.

Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).



*Signature*

Joseph W. Price, Reg. No. 25,124  
PRICE, GESS & UBELL  
2100 S. E. Main St., Ste. 250  
Irvine, CA 92614  
Tel: 949/261-8433

Dated: April 6, 2000

CC:

# PRICE, GESS & UBELL

ATTORNEYS AT LAW

JOSEPH W. PRICE  
ALBIN H. GESS  
FRANKLIN D. UBELL  
MICHAEL J. MOFFATT  
GORDON E. GRAY III  
BRADLEY D. BLANCHE

2100 S.E. MAIN STREET, SUITE 250  
IRVINE, CALIFORNIA 92614-6238

A PROFESSIONAL CORPORATION

TELEPHONE: (949) 261-8433  
FACSIMILE: (949) 261-9072  
FACSIMILE: (949) 261-1726

e-mail: pgu@pgulaw.com

## SPECIFICATION, CLAIMS, AND ABSTRACT

Seventy (70) Pages

Applicant(s): Natsume Matsuzaki et al.

Title: A MULTI-WORD ARITHMETIC DEVICE FOR FASTER  
COMPUTATION OF CRYPTOSYSTEM CALCULATIONS

Attorney's  
Docket No.: NAK1-BK59

"EXPRESS MAIL" MAILING  
LABEL NO. EM342593078US

DATE OF DEPOSIT: April 6, 2000

TITLE OF THE INVENTION

**A MULTI-WORD ARITHMETIC DEVICE FOR FASTER COMPUTATION OF  
CRYPTOSYSTEM CALCULATIONS**

This application is based on an application No. 11-099657

5 filed in Japan, the content of which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

*Field of the Invention*

This invention relates to a device for executing modular arithmetic on multi-word (multiple-precision) integers and in particular to a device for executing two or more types of modular arithmetic.

*Background Art*

Many encryption systems use calculations performed on multi-word integers in a finite field. Here, a multi-word integer is an integer with a word-length exceeding that of the 32-bit word-length customarily used in a conventional CPU: for example 160 bits. If such a cryptosystem is to be implemented by a communication device or similar, an arithmetic unit capable of performing multi-word arithmetic at high-speed is required.

An arithmetic unit for performing encryption according to the RSA (Rivest, Shamir, Adleman) public-key cryptosystem is

conventionally realized by manufacturing a specialized LSI formed from a multiplier and memory. Such an arithmetic unit is only capable of performing exponential modular arithmetic on multi-word integers. This computation is performed by 5 repeatedly using a multiplier with a short bit-length. The arithmetic unit is used in combination with the CPU as a coprocessor.

One public key cryptosystem that has recently been gathering ground as an alternative to RSA encryption is 10 elliptic curve cryptology (ECC). ECC is secure against attacks, such as index calculus, that are effective against RSA encryption, and uses key data with a much shorter word-length than that used in RSA encryption, while still preserving sufficiently high security. For example, the same 15 level of security provided by a 1024-bit key in RSA encryption can be achieved in ECC with only a 160-bit key.

However, achieving such high security ECC requires a variety of other computations in addition to the exponential modular arithmetic necessary for RSA encryption. These 20 include the four basic arithmetic operations, and computation performed using complex processing which is predetermined but includes conditional branches.

As a result, when ECC computation is performed using the

above-mentioned specialized RSA encryption coprocessor, only a  
very limited number of calculations can be executed. In other  
words, most of the computation is performed by the CPU, so  
that overhead resulting from exchanges of control signals  
5 between the CPU and the coprocessor increases, thereby  
preventing high-speed processing from being realized.

On the other hand, if a software-based method in which the  
CPU executes all of the types of calculation necessary for ECC  
is used, the use of multi-word computation data requires the  
CPU to access the memory at an extremely high frequency. As a  
10 result, data cannot be supplied efficiently to the arithmetic  
unit in the CPU, preventing the realization of high-speed  
processing.

#### SUMMARY

15 One object of this invention is to provide a multi-word  
arithmetic device capable of high-speed execution of the  
various types of multi-word arithmetic required for elliptic  
curve cryptology and the like.

A further object is to provide a multi-word arithmetic  
20 device capable of executing, using a small-scale circuit, an  
operation selected from a plurality of types of multi-word  
arithmetic.

As is clear from the above explanation, the multi-word

arithmetic device in the present invention executes modular arithmetic on multi-word integers, in accordance with instructions from an external device and includes the following: a memory, an arithmetic unit, a memory input/output circuit and a control circuit. The arithmetic unit executes, on word units, at least two types of calculation, including addition and multiplication, and outputs a one-word calculation result. The memory input/output circuit performs

5 (1) a first data transfer for storing in the memory at least one integer received from an external device, (2) a second data transfer for inputting at least one integer stored in the memory into the arithmetic unit in word units, (3) a third data transfer for storing in the memory the calculation result output from the arithmetic unit, and (4) a fourth data transfer for outputting the calculation result from the memory to the external device. The control circuit, according to

10 instructions received from the external device, (a) specifies, to the memory input/output unit, data to be transferred by the second and third data transfers, and (b) specifies, to the arithmetic unit, a type of calculation to be executed, thereby

15 controlling (i) the arithmetic unit to selectively perform one of at least two types of modular arithmetic on the at least one integer stored in the memory; and (ii) the memory

20

input/output circuit to store the calculation result of the modular arithmetic into the memory.

In this construction, a multi-word arithmetic device, having received instructions from an external device such as a 5 CPU, acts independently of the external device to selectively execute one of two or more types of modular arithmetic required in elliptic curve cryptology. As a result the multi-word arithmetic device can be used as a coprocessor, thereby enabling high-speed multi-word arithmetic to be realized.

10 In addition, the multi-word arithmetic device performs multi-word arithmetic by repeatedly using an arithmetic unit operating in word units, in place of a long-word arithmetic unit. This means that the multi-word arithmetic device can be realized by a small-scale circuit.

15 Furthermore, the actual content of operations performed by the arithmetic unit and the memory input/output unit is not fixed, but is determined by a control circuit which receives instructions from the external device. As a result, controlling the number of times that the arithmetic unit is 20 used and the like enables a flexible multi-word arithmetic unit capable of executing modular arithmetic at a variety of different security levels, i.e. on integers having a variety of word-lengths, to be realized without altering any hardware.

Here, at least two integers are stored in the memory, and the arithmetic unit includes an adder for adding at least two pieces of one-word data; and a multiplier for multiplying at least two pieces of one-word data. The memory input/output circuit simultaneously reads one word from each of the at least two integers stored in the memory, and outputs the read words to one of the adder and the multiplier.

This construction enables two pieces of data on which calculation is to be performed to be input simultaneously into the arithmetic unit, so that processing can be performed faster than would be the case if such data were input sequentially.

Here, the memory is divided into two dual-port memories, each allowing access to two storage areas designated by two addresses, and allowing (1) two read operations, or (2) one read operation and one write operation to be performed simultaneously on word units. The at least two integers are stored in each dual-port memory so that the memory input/output circuit can simultaneously (1) read a piece of one-word data simultaneously from each of the integers stored in the two dual-port memories, and have the read pieces of data input into one of the adder and the multiplier, and (2) write a piece of one-word data output from one of the adder

and the multiplier into one of the two dual-port memories.

This construction enables input of data from the memory to the arithmetic unit to be performed simultaneously with output of data from the arithmetic unit to the memory. As a result,

5 overhead generated when data transfer is performed can be kept to a minimum. In other words, input and output to and from the memory is performed repeatedly in word units without any pauses, enabling high-speed processing to be performed.

The arithmetic unit, according to instructions from the control circuit, executes one of the following three calculations: (1) addition of at least two pieces of one-word data; (2) multiplication of two pieces of one-word data; and (3) multiplication of two pieces of one-word data and accumulation of multiplication results. The arithmetic unit includes a multiplier receiving an input of two pieces of one-word data and outputting a piece of two-word data, an adder receiving an input of at least two pieces of two-word data, including a piece of two-word data output from the multiplier, and outputting a piece of multi-word data, and a selecting circuit selecting, according to instructions from the control circuit (1) data to be input into one of the multiplier and the adder out of data transmitted from the memory input/output circuit; and (2) data to be output as the calculation result

out of data output from one of the adder and the multiplier.

In this construction, the arithmetic unit performs one of three types of calculation according to a specification from the control circuit, despite being equipped with only one adder and one multiplier. This enables a multi-word arithmetic device capable of executing a wide variety of types of modular arithmetic to be realized with only a small-scale circuit.

Here, the at least two types of modular arithmetic include modular addition. On receiving, from the external device, an instruction to execute modular addition and an indication of a number of words  $n$  for each integer on which modular addition is to be performed, the control circuit controls the memory input/output circuit and the arithmetic unit to execute the following processing. (1) The memory input/output circuit obtains from the external device and stores in the memory two  $n$ -word integers  $A$  and  $B$  on which modular addition is to be executed and a  $n$ -word integer  $P$  showing a modulus. Then, (2) the memory input/output circuit (a) reads simultaneously, from the integers  $A$ ,  $B$  and  $P$  stored in the memory, pieces of one-word data  $a$ ,  $b$  and  $p$ , each with a same digit position, and has the read pieces of data input into the arithmetic unit, while (b) storing in the memory a piece of one-word data  $w$  output

from the arithmetic unit, and repeats processes (a) and (b) sequentially from a lowest-order word in each integer until  $n$  words of data are obtained, enabling an  $n$ -word integer  $W$  to be stored in the memory. (3) The arithmetic unit repeats  $n$  times a process in which the pieces of data  $a$ ,  $b$  and  $p$  received from the memory input/output circuit are computed as  $a + b - p$ , propagating a carry, and a result  $w$  is output. In this construction, the multi-word arithmetic unit speculatively executes a modular addition  $A+B-P$  so that when  $A$  and  $B$  are such that  $P \leq A+B < 2P$ , the modular addition of integer  $A$  and integer  $B$  can be completed by using only the processing in (1) to (3) above.

In addition, the control circuit determines whether a carry has been generated by the arithmetic unit immediately after completion of the processing (1) to (3) above, and if a carry has been generated, further controls the memory input/output circuit and the adder to execute the following processing.

(4) The memory input/output circuit (a) reads simultaneously, from the integers  $W$  and  $P$  stored in the memory, pieces of one-word data  $w$  and  $p$ , each with a same digit position, and has the read pieces of data input into the arithmetic unit, while (b) storing in the memory a piece of one-word data  $c$  output from the arithmetic unit and repeats processes (a) and (b)

sequentially from a lowest-order word in each integer until  $n$  words of data are obtained, enabling an  $n$ -word integer  $C$  to be stored in the memory. Then, (5) the arithmetic unit repeats  $n$  times a process in which the pieces of data  $w$  and  $p$  received from the memory input/output circuit are computed as  $w + p$ , propagating a carry, and a result  $c$  is output. This construction enables adjustment (recovery of mod  $P$ ) to be performed when the result of  $A+B$  in the processing of (1) to (3) is negative.

Furthermore, the at least two types of modular arithmetic include Montgomery reduction calculating a residue for  $A \cdot R^{(-1)}$  mod  $P$ , when each word has  $k$  bits,  $A$  is a  $2n$ -word integer used for input data,  $R$  is an integer  $2^{(k \times n)}$  and  $P$  is an  $n$ -word integer. Upon receiving, from the external device, an instruction to execute Montgomery reduction and an indication of a number of words  $2n$  for an integer  $A$  on which Montgomery reduction is to be performed, the control circuit controls the memory input/output circuit and the arithmetic unit to execute Montgomery reduction. This construction realizes a multi-word arithmetic device executing Montgomery reduction, which is modular arithmetic based on a high-speed processing algorithm.

Furthermore, when receiving an instruction to execute Montgomery reduction from the external device, the control

circuit controls the memory input/output circuit and the arithmetic unit so as to execute the following processing. (1) the memory input/output circuit acquires integers A, P and V from the external device and stores the obtained integers in 5 the memory, the integer V being  $-P^{(-1)} \bmod R$ . (2) The arithmetic unit computes partial products for words from each of (i) a lower  $n$  words of the integer A stored in the memory, and (ii) the integer V, and accumulates words in partial products having a same digit position, repeating the process sequentially from a lowest word in each integer until  $n$  words of accumulated results are obtained, and storing the accumulated results in the memory as a piece of  $n$ -word intermediate data B. (3) The arithmetic unit computes partial products for words from each of (a) the piece of intermediate data B and (b) the integer P stored in the memory, and accumulates words in the partial products having a same digit position so that, when a lowest word is a 0th word, accumulated results for a 0th to  $(n-3)$ th word are not obtained, but accumulated results for a  $(n-2)$ th word to a  $(2n-1)$ th word are obtained and stored in the memory as the upper  $(n+1)$  words of a piece of intermediate data D. (4) The arithmetic unit (a) generates (i) a carry obtained from a one-word addition performed by adding a lowest word from each of

the piece of intermediate data D and an integer AA, and (ii) a one-bit logical value, the integer AA being an upper  $(n+1)$  words of the integer A, and the one-bit logical value being 0 when a one-word addition result is 0, and 1 when the one-word addition result is not 0. The arithmetic unit then (b) adds an upper  $n$  words of the piece of intermediate data D, an upper  $n$  words of the integer AA, the carry and the one-bit logical value, by repeating addition of word units sequentially from a lowest word in each integer, while propagating a carry, until  $n$  words of data are obtained, and stores an addition result in the memory as a piece of  $n$ -word output data M. (5) When the output data M stored in the memory is at least as large as the integer P, the arithmetic unit subtracts the integer P from the output data M until the output data M is 0 or a positive integer smaller than the integer P, by repeating subtraction of word units sequentially from a lowest word in each integer, while propagating a carry, until  $n$  words of data are obtained, and stores the subtraction results in the memory as a new piece of  $n$ -word output data M.

20 The multiplication in processes (2) and (3) of this construction is performed by computing and accumulating only required partial products, rather than computing all possible partial product combinations. This enables multiplication

processing to be shortened.

Furthermore, in processing (4), the arithmetic unit adds a piece of one-word data containing all ones to the piece of intermediate data D and the integer AA, and stores an upper n words of an obtained addition result in the memory as the output data M. The addition of the four pieces of data in processing (4) can be replaced in this construction with addition of three pieces of data, thereby allowing, for example, calculation that would have been performed on two separate occasions by the three-input adder to be performed on one occasion.

Furthermore, in processing (2) and (3), the arithmetic unit selects sets of word pairs, each set formed from all the pairs of words that generate a partial product with a same digit position, sets input values in the multiplier, and computes and accumulates the partial products for the selected pairs of words in sequence from the set with a lowest digit position. In this construction, the computation and accumulation of partial products is executed in an efficient order, so that pipeline irregularities are unlikely to be generated.

Furthermore, in processing (2) and (3), the arithmetic unit stores in the memory as part of a multiplication result a lower word from a two-word accumulated result obtained by

5 accumulating partial products with the same digit position, and adds an upper word from the accumulated result to partial products that have a digit position one word higher and are thus the next to be calculated. The arithmetic unit also performs an operation for storing a lower word from the accumulated result in the memory, simultaneously with an operation for adding an upper word from the accumulated result to partial products that have a digit position one word higher and are thus the next to be calculated.

10 In this construction, accumulation of partial products is performed simultaneously with processing for propagating an upper word of the accumulation result to a partial product having a higher order digit (higher digit position). This means that accumulation for all of the partial products can be performed at high speed.

15 Furthermore, when computing and accumulating partial products in processing (2) and (3), the arithmetic unit updates accumulated values by (a) simultaneously (i) computing a partial product and (ii) reading a previously accumulated one-word value from the memory, (b) adding the accumulated one-word value to a corresponding word in the partial product, and (c) storing a result of the addition in a corresponding area of the memory.

This construction enables selection of the pairs of data to be multiplied to be performed with greater flexibility.

#### BRIEF DESCRIPTION OF THE DRAWINGS

5 These and other objects, advantages and features of the invention will become apparent from the following description thereof taken in conjunction with the accompanying drawings which illustrate a specific embodiment of the invention. In the drawings:

10 Fig. 1 is a block diagram showing a circuit construction for a multi-word arithmetic device in the invention;

Fig. 2 is a circuit diagram showing a detailed construction of an arithmetic unit in the multi-word arithmetic device;

15 Fig. 3 is a circuit diagram showing a detailed construction of a memory input/output unit in the multi-word arithmetic device;

Fig. 4 is a flowchart showing an overall operating procedure for the multi-word arithmetic device;

20 Fig. 5 shows a calculation formula for modular addition performed by the multi-word arithmetic device and examples of input data obtained by the multi-word arithmetic device from an external device;

Figs. 6A and 6B show a memory map of a memory when modular

addition is performed by the multi-word arithmetic device;

Fig. 7 is a flowchart showing an operating procedure when  
modular addition is performed by the multi-word arithmetic  
device;

5 Fig. 8A shows the operational state (calculation function)

and input data for the arithmetic unit when the first  
processing from Fig. 7 (Steps S210 to S212) is performed;

Fig. 8B shows the operational state (calculation function)  
and input data for the arithmetic unit when the second  
processing from Fig. 7 (Steps S214 to S216) is performed;

Fig. 8C shows the operational state (calculation  
function) and input data for the arithmetic unit when the  
third processing from Fig. 7 (Steps S217 to S219) is  
performed;

15 Fig. 9A is a timechart showing a pipeline operation for the  
arithmetic unit when the first processing from Fig. 7 is  
performed;

Fig. 9B is a timechart showing a pipeline operation for the  
arithmetic unit when the second processing from Fig. 7 is  
performed;

20 Fig. 9C is a timechart showing a pipeline operation for the  
arithmetic unit when the third processing from Fig. 7 is

performed;

Fig. 10 shows a calculation formula for Montgomery calculation used by the multi-word arithmetic device and examples of input data obtained by the multi-word arithmetic device from an external device;

Figs. 11A and 11B shows a memory map for the memory when Montgomery calculation is performed by the multi-word arithmetic device;

Fig. 12A shows the operating state and input data for the arithmetic unit when partial products with a same digit position are computed and accumulated for a first time in the Montgomery calculation of step 1;

Fig. 12B shows the operating state and input data for the arithmetic unit when partial products with a same digit position are computed and accumulated for a second time onwards in the Montgomery calculation of step 1;

Fig. 13 shows calculating procedure when the arithmetic unit executes the Montgomery calculation in step 1;

Fig. 14A shows the operating state and input data for the arithmetic unit when partial products with a same digit position are computed and accumulated for a first time in the first half of the processing ( $B \times P$ ) in the Montgomery calculation of step 2;

Fig. 14B shows the operating state and input data for the arithmetic unit when partial products with a same digit position are computed and accumulated for a second time onwards in the first half of the processing ( $B \times P$ ) in the 5 Montgomery calculation of step 2;

Fig. 14C shows the operating state and input data for the arithmetic unit when the second half of the processing ( $B \times P$ ) in the Montgomery calculation of step 2 (adding A to the processing result of the first half of the processing  $B \times P$ ) is executed;

Fig. 15 shows a calculating procedure when the arithmetic unit executes the Montgomery calculation in step 2;

Fig. 16A shows the operating state and input data for the arithmetic unit when the first half of the processing for the 15 Montgomery calculation in step 3 ( $M+Q$  or  $N+Q$ ) is performed;

Fig. 16B shows the operating state and input data for the arithmetic unit when the second half of processing for the Montgomery calculation in step 3 ( $M+P$  or  $N+P$ ) is performed;

Fig. 17 is a circuit showing a construction for an 20 arithmetic unit in an alternative embodiment having a subtract function; and

Fig. 18A shows a circuit construction for a sign inverter in an arithmetic unit of an alternative embodiment; and

Fig. 18B shows operations performed by the sign inverter in the arithmetic unit in the alternative embodiment.

#### PREFERRED EMBODIMENT

5 The following is an explanation of an embodiment of the invention, with reference to the drawings.

Fig. 1 is a block diagram showing a circuit construction for a multi-word arithmetic device 100 in the invention. The multi-word arithmetic device 100 is a coprocessor (LSI) selectively executing two types of multi-word arithmetic based on instructions (indicating computation type, length of multi-word integers to be computed and the like) from an external device (not shown), the two types of multi-word arithmetic being modular addition of two five-word integers, and Montgomery reduction having an input of a ten-word integer.

10 The multi-word arithmetic device 100 includes a control unit 10 whose operation is synchronized with a clock signal generated internally, an arithmetic unit 20, a memory input/output unit 30 and a memory 40.

15 Here, one word is equivalent to the length of data that can be computed during one clock cycle, in this case 32 bits. The external device is a CPU or similar, provided in a communication apparatus or the like that uses the multi-word

arithmetic device 100.

Modular addition is addition modulo a constant P.

Montgomery reduction is one algorithm used to perform high-

speed modular arithmetic. Montgomery reduction includes a

5 three-step calculation for finding  $M=A \cdot R(-1) \bmod P$  for an input

A approximate to  $P^2$ , when P and R are constants such that

$P < R = 2^m$ . This calculation is hereafter referred to as

Montgomery calculation. More details may be found by

referring to *Ango, Zero Chishikishoumei, Suron (Cryptography,*

*Zero Knowledge Interactive Proof, Number Theory)* by OKAMOTO

Tatsuaki & OTA Kazuo, pub. Kyoritsu Shuppan 1995.

Input: A (a value of approximately  $2m$  bits)

Precomputation:  $V = -P^{-1} \bmod R$

Output:  $M = A \cdot R(-1) \bmod P$

Processing:

Step 1:  $B = A \times V \bmod R$

Step 2:  $M = (B \times P + A) / R$

Step 3: output M mod P

During one clock cycle, the arithmetic unit 20 either

20 multiplies two pieces of one-word data or adds three pieces of

one-word data, according to instructions from the control unit

10, and outputs 34-bit data including a piece of one-word data

showing the result or part of the result of this calculation,

and a 2-bit carry. The arithmetic unit 20 is connected to the memory input/output unit 30 by three data buses 61 to 63 for outputting and one data bus 64 for inputting.

5 The memory 40 temporarily stores integers on which multi-word arithmetic is performed by the multi-word arithmetic device 100, and intermediate data and calculation results generated by this calculation process. The memory 40 is formed from two separate dual-port memories, a first memory 41 and a second memory 42, each of which can be accessed in word units, and is connected to the memory input/output unit 30 via four data buses 65 to 68 and four address buses 71 to 74.

10 Each of the first and second memories 41 and 42 has a storage capacity of 256 words, and is capable of reading a piece of one-word data (partial integer) simultaneously from a maximum of two different storage areas via two input/output ports during one clock cycle.

15 The memory input/output unit 30 is an interface circuit performing data transfer between the arithmetic unit 20 and the memory 40, and between an external device and the memory 40, according to instructions from the control unit 10.

20 The control unit 10 includes ROM for storing a control program, a logic circuit for outputting control signals according to this program, and RAM. The control unit 10

performs, for example, one of modular addition of two five-word integers stored in the memory 40 and Montgomery calculation on a ten-word integer, by controlling the arithmetic unit 20 and the memory input/output unit 30, based 5 on instructions (indicating computation type, length of multi-word integers which are to be computed and the like) from an external device.

Fig. 2 is a circuit drawing showing a detailed construction of the arithmetic unit 20 in Fig. 1. The arithmetic unit 20 includes a multiplier 21, a three-input adder 22, a register 23 and three selectors 24 to 26. The notation [n:m] in the drawing indicates the nth to mth bits of a specified bit sequence, when the least significant bit is the 0th bit.

The multiplier 21 multiplies two pieces of one-word data transmitted from the memory input/output unit 30 via two data buses 61 and 62, and outputs the result of this multiplication as a piece of two-word data.

The three-input adder 22 adds (a) a piece of two-word data input into a first input port  $in_1$  from the selector 24, (b) a piece of two-word data input into a second input port  $in_2$ , the lower word being a piece of one-word data transmitted from the memory input/output unit 30 via the data bus 62, and the upper word being '0', (c) a piece of two-word data input into a third

input port  $in_3$  from the selector 25, and (d) a 2-bit carry input into a carry input terminal (marked 'carry in' in the drawing) from the selector 26. The obtained 66-bit data (the upper 2 bits being a carry and the following bits a piece of 5 two-word data) is output to the register 23.

The three-input adder 22 can add negative numbers (numbers represented by a two's complement), so that a carry can be output when there is an underflow (borrow), and not just when there is an overflow.

The register 23 stores the 66-bit data output from the three-input adder 22 for only one clock cycle. In the next clock cycle, the 66-bit data held in the register 23 is output as follows. An upper 2-bit carry [65:64] and a middle 2-bit carry [33:32] are transferred to the selector 26, and the lower two words of data are transferred to the selector 25, with the lower 34 bits being output to the memory input/output unit 30 via the data bus 64.

The selector 24 selects, according to an instruction from the control unit 20, one of (i) a piece of two-word data produced by zero-extending the one-word data transmitted from the memory input/output unit 30 via the data bus 61, and (ii) a piece of two-word data output from the multiplier 21, and outputs the selected data to the first input port  $in_1$  of the

three-input adder 22.

The selector 25 selects, according to an instruction from the control unit 10, one of (i) a piece of two-word data produced by zero-extending a piece of one-word data transmitted from the memory input/output unit 30, (ii) a piece of two-word data output from the register 23, and (iii) two-word data produced by zero-extending the upper word of the piece of two-word data output from the register 23, and outputs the selected data to the third input port  $in_3$  of the three-input adder 22.

The selector 26 is a circuit for propagating a carry generated by the addition performed in a certain clock cycle by the three-input adder 22 to the addition occurring in a next clock cycle. The selector 26 selects, according to instructions from the control unit 10, one of the 2-bit carries (i) [65:64] and (ii) [33:34] transmitted from the register 23, and transmits the selected carry to the carry input terminal of the three-input adder 22.

Fig. 3 is a circuit drawing showing a detailed construction of the memory input/output unit 30 of Fig. 1. The memory input/output unit 30 has a bus switch 31, an input/output control unit 32 and an address generating unit 33.

The bus switch 31 combines a plurality of selector

circuits, and connects each of the four data buses 61 to 64 connected to the arithmetic unit 20 to one of the four data buses 65 to 68 connected to the memory 40, according to instructions from the input/output unit 30.

5 The address generating unit 33 includes four separate address registers and an incrementer, and generates four sets of access control signals (each containing an address signal, a read/write signal and the like) and outputs the four sets of signals to four address buses 71 to 74, according to instructions from the input/output control unit 32.

10 The input/output control unit 32 controls the bus switch 31 and the address generating unit 33 based on instructions from the control unit 10 to perform the following operations. The arithmetic unit 20 performs a maximum of four separate accesses of the memory 40 simultaneously. It also performs data transmission between a connected external device and the memory 40 via the data bus 69 and an address bus 75, and transfers to the control unit 10, as a carry signal, information relating to a carry transmitted from the 15 arithmetic unit 20.

20 The following is an explanation of the operation of the multi-word arithmetic device 100.

Fig. 4 is a flowchart showing the general operating

procedure for the multi-word arithmetic device 100.

First, the memory input/output unit 30 receives input data from the external device via the data bus 69 or the address bus 75, the input data being integers which are to be computed, integers resulting from precomputation and the like. Received integers are stored in a designated area in the memory 40 (step S200).

Next, the control unit 10 receives an instruction from the external device indicating which of modular addition and Montgomery calculation should be performed (step S201).

Upon receiving an instruction indicating that modular addition should be performed, the control unit 10 transmits preprogrammed control signals to the arithmetic unit 20 and the memory input/output unit 30, thereby having the arithmetic unit 20 execute modular addition on two five-word integers A and B stored in the memory 40, and having the result of this calculation C stored in the memory 40 (step S202).

Upon receiving an instruction indicating that Montgomery calculation should be performed, the control unit transmits preprogrammed control signals to the arithmetic unit 20 and the memory input/output unit 30, thereby having the arithmetic unit 20 execute steps 1 to 3 of the above-described Montgomery calculation in sequence, using an integer A stored in the

memory 40, or similar, and having a final result M stored in the memory 40 (step S203 to 205).

Note that the modular addition result C and Montgomery calculation result M are read by the external device via the 5 memory input/output unit 30.

The following is an explanation of an actual example of computation performed by the multi-word arithmetic device 100.

First, modular addition ( $C=A+B \bmod P$ ) performed by the multi-word arithmetic device 100 is explained with reference to Figs. 5 to 9.

Fig. 5 shows a calculation formula for modular addition and examples of input data transferred to the multi-word arithmetic device 100 from the external device when modular addition is performed, in this case examples of input data A, B, P and Q stored in the memory 40 via the memory input/output unit 30.

Integer A is one calculation object for modular addition, and is a five-word integer in which five words  $a_4, a_3, a_2, a_1$  and  $a_0$  are arranged in sequence starting with the most 20 significant digit (this kind of multi-word integer is hereafter written as  $[a_4, a_3, a_2, a_1, a_0]$  or similar). Integer B is another calculation object for modular addition, and is a five-word integer  $[b_4, b_3, b_2, b_1, b_0]$ . Integer P is a modulus

used for modular addition, and is a five-word integer  $[p_4, p_3, p_2, p_1, p_0]$ . Integer Q is a five-word integer  $[q_4, q_3, q_2, q_1, q_0]$  equal to a value  $-P$  produced by inverting the sign for integer P.

Fig. 6 shows a memory map of the memory 40 when modular addition is performed by the multi-word arithmetic device 100. Here, the above four pieces of input data A, B, P and Q are shown along with an five-word integer C  $[c_4, c_3, c_2, c_1, c_0]$  for storing the calculation result and intermediate data W  $[w_4, w_3, w_2, w_1, w_0]$  generated by the modular addition.

The first memory 41 stores integers A, P and Q, and the second memory 42 stores integers B and C and intermediate data W. A memory map like the one in the drawing enables the arithmetic unit to simultaneously transfer two words selected from the integers A, P and Q, and two words selected from the integers B, C and W, during one clock cycle.

Fig. 7 is a flowchart showing the operating procedure by which the multi-word arithmetic device 100 executes modular addition, in other words the detailed procedure for step S202 in Fig. 4.

The modular addition performed by the multi-word arithmetic device 100 can be broadly divided into three processes. In a first process, modular addition of an individual word is

repeated five times (steps S210 to S212). In a second process, modular addition for an individual word is repeated five times (a recovery operation) when a carry has been generated by the first process. (steps S214 to S216). In a 5 third process, data transmission for substituting the intermediate data W into the calculation result C is repeated five times, when a carry has not been generated by the first process (steps S217 to S219).

Figs. 8A to 8C show the operating state (calculation function) and input data for the arithmetic unit 20 for the first process (step S210 to S216), second process (step S217 to S219) and third process (step S217 to S219) of Fig. 7 respectively.

In the first process, the arithmetic unit 20 operates as a one-word three-input adder, adding three pieces of data  $a_i$ ,  $b_i$  and  $q_i$ , and substituting the result of the addition into a piece of data  $w_i$ . In the second process, the arithmetic unit 20 operates as a one-word two-input adder, adding two pieces of data  $p_i$  and  $w_i$  and substituting the result of the addition 20 into a piece of data  $c_i$ . In the third process, the arithmetic unit operates as a one-word data transfer unit, substituting the piece of data  $w_i$  into the piece of data  $c_i$ .

The operating state of the arithmetic unit 20 is determined

by control signals output to the arithmetic unit 20 from the control unit 10. The input data for the arithmetic unit 20 is determined by control signals output to the memory input/output unit 30 from the control unit 10. Moreover, the 5 output of a fixed value '0' to one of the input ports of the three-input adder 22 is realized by controlling the selectors 24 and 25 or the memory input/output unit 30 to output a piece of data that contains '0' in all its bit positions.

Figs. 9A to 9C are timecharts showing pipeline processing performed by the arithmetic unit 20 for the first process (steps S210 to S212), the second process (steps S214 to 216) and the third process (steps S217 to S219) respectively. The register 23 in the arithmetic unit 20 holds the output from the three-input adder 22, so that two stages of the pipeline, calculation performed by the three-input adder 22 and storage in the memory 40 of the previous calculation result obtained by the three-input adder 22, can be executed in parallel during one clock cycle.

In the first process, as is shown in Fig. 7, the control 20 unit 10 first transmits control signals to the arithmetic unit 20 and the memory input/output unit 30, thereby putting the arithmetic unit 20 in the operating state shown in Fig. 8A. Next, the control unit 10 outputs an initializing control

signal to the arithmetic unit 20, thereby setting both a value *Reg* held in the register 23 and a carry *Car* (*Reg* [33:32]) at an initial value of '0' (step S210).

Then, the arithmetic unit 20, during each clock cycle, 5 repeats in parallel (i) the operation for adding two pieces of data  $a_i$  and  $q_i$  transmitted from the first memory 41 via the memory input/output unit 30, the piece of data  $b_i$  transmitted from the second memory 42 and the carry *Car* generated during the previous calculation, and storing the result of the addition in the register 23, and (ii) the operation for writing a lower word from the held value *Reg* in the register 23 into a storage area  $w_i$  in the second memory 42 (step S211).

10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95

20

This means that the arithmetic unit 20 repeats the pipeline processing as shown in Fig. 9A in the following way. During a first clock cycle, the arithmetic unit 20 adds three pieces of data  $a_0$ ,  $b_0$  and  $q_0$ , and stores the result of this addition as the value *Reg* in the register 23. Then in a subsequent second clock cycle, the arithmetic unit 20 adds three pieces of data  $a_1$ ,  $b_1$  and  $q_1$  and a carry *Car* generated by the calculation in the first clock cycle, and stores the result as the value *Reg* in the register 23, while simultaneously writing the value *Reg* held in the register 23 as a result of the previous calculation in a storage area  $w_0$  in the second memory 42.

The arithmetic unit 20 repeats calculation and storage of a calculation result in the second memory 42 five times in total, i.e for five words, under the control of the control unit 10 (steps S211 and S212). As a result, the computation for  $W=A+B+Q$ , in other words  $W=A+B-P$ , is completed.

Next, the control unit 10 determines whether a carry *Car* (here a borrow) has been generated by the addition in a fifth clock cycle (step S213). If a carry *Car* has been generated, the control unit 10 has the arithmetic unit 20 execute the second process (steps S214 to S216), but if not, it has the arithmetic unit 20 execute the third process (steps S217 to S219).

The reason for this is that, if the intermediate data *W* obtained in the first process is a negative value, the final result *C* ( $A+B \bmod P$ ) is obtained by adding the modulus *P* to the intermediate data *W* (value for performing recovery operation). If, however, the intermediate data *W* is a positive value, this piece of data is used directly as the final result *C*.

In the second process, the control unit 10 first transmits control signals to the arithmetic unit 20 and the memory input/output unit 30, thereby putting the arithmetic unit 20 in the operating state shown in Fig. 8B. Next, the control

unit 10 outputs an initializing control signal to the arithmetic unit 20, thereby setting both a value *Reg* held in the register 23 and a carry *Car* (*Reg* [33:32]) at an initial value of '0' (step S214).

5 Then, the arithmetic unit 20, during each clock cycle, repeats in parallel (i) the operation for adding a piece of data  $p_i$  and a piece of data  $w_i$ , transmitted via the memory input/output unit 30 from the first memory 41 and the second memory 42 respectively, to the carry *Car* generated during the previous calculation, and storing the result of the addition as the value *Reg* in the register 23, and (ii) the operation for writing a lower word from the value *Reg* held in the register 23 into a storage area  $c_i$  in the second memory 42 (step S215).

15 This means that the arithmetic unit 20 repeats the pipeline processing as shown in Fig. 9B in the following way. During a first clock cycle, the arithmetic unit 20 adds two pieces of data  $p_0$  and  $w_0$ , and stores the result of this addition as the value *Reg* in the register 23. Then in a subsequent second clock cycle, the arithmetic unit 20 adds the two pieces of data  $p_1$  and  $w_1$  and a carry *Car* generated by the computation in the first clock cycle, and stores the result as the value *Reg* in the register 23, while simultaneously writing the value *Reg*

held in the register 23 as a result of the previous calculation in a storage area  $c_0$  in the second memory 42.

The arithmetic unit 20 repeats calculation and storage of a calculation result in the second memory 42 five times in total, i.e. for five words, under the control of the control unit 10 (steps S215 to S216). As a result, the computation for  $C=W+P$ , in other words  $C=A+B \bmod P$ , is completed.

In the third process, the control unit 10 transmits control signals to the arithmetic unit 20 and the memory input/output unit 30, thereby initializing the arithmetic unit 20 so that it is in the operating state shown in Fig. 8C (step S217).

Then, the arithmetic unit 20, during each clock cycle, repeats in parallel (i) the operation for storing the piece of data  $w_i$  transmitted from the first memory 42 directly in the register 23, and (ii) the operation for writing a lower word from the value *Reg* held in the register 23 into the storage area  $c_i$  in the second memory 42 (step S218).

This means that the arithmetic unit 20 repeats the pipeline processing as shown in Fig. 9C in the following way. During a first clock cycle, the arithmetic unit 20 stores the piece of data  $w_0$  in the register 23 as it is. Then in a subsequent second clock cycle, the arithmetic unit 20 stores the piece of data  $w_1$  as the value *Reg* in the register 23, while

simultaneously writing the value *Reg* held in the register 23 from the previous cycle into the storage area  $c_0$  in the second memory 42.

The arithmetic unit 20 repeats data transfer five times in total, i.e for five words, under the control of the control unit 10 (steps S218 and S219). As a result, the computation for  $C=W$ , in other words  $C=A+B \bmod P$ , is completed.

Using the above processing method, the multi-word arithmetic device 100 can complete modular addition of five words during just ten clock cycles, despite being equipped with a small arithmetic unit 20 which is only capable of performing calculation on one word during each clock cycle. Moreover, if no carry has been generated upon completion of the first process, a result *W* for the modular addition of five words can be obtained after only five clock cycles.

The following is an explanation of the operating procedure used when Montgomery calculation ( $M=A \cdot R^{(-1)} \bmod P$ ) is executed by the multi-word arithmetic device 100, with reference to Figs. 10 to 16.

Fig. 10 shows a Montgomery calculation algorithm and examples of input data transmitted to the multi-word arithmetic device 100 from the external device when Montgomery calculation is performed, in other words input data *A*, *P* and *V*

stored in the memory 40 via the memory input/output unit 30.

The integer A is data on which Montgomery calculation is performed, and consists of a ten-word integer  $[a_9, a_8 \dots a_1, a_0]$ . The integer P is a modulus used in modular arithmetic and is a five-word integer  $[p_4, p_3, p_2, p_1, p_0]$ . The integer Q is a five-word integer  $[q_4, q_3, q_2, q_1, q_0]$  produced by inverting the sign of the integer P ( $-P$ ). The integer V is a five-word integer  $[v_4, v_3, v_2, v_1, v_0]$  forming a calculation result for the above-mentioned precomputation performed by the external device.

Fig. 11 shows a memory map for the memory 40 when Montgomery calculation is performed by the multi-word arithmetic device 100. Here, five-word intermediate data B  $[b_4, b_3, b_2, b_1, b_0]$  generated by calculation processing, six-word intermediate data C  $[c_5, c_4, c_3, c_2, c_1, c_0]$ , a one-word fixed value E  $[e_0]$  required for the calculation processing (0xffffffff; a word containing all ones) and five-word integers M  $[m_4, m_3, m_2, m_1, m_0]$  and N  $[n_4, n_3, n_2, n_1, n_0]$  for storing the final result of the Montgomery calculation are shown in addition to the four pieces of input data A, P, Q and V.

Integers A, P, Q and M are stored in the first memory 41, and integer V, intermediate data B and C, fixed value E and

integer N in the second memory 42. Using this kind of memory map, the arithmetic unit 20 can simultaneously transfer two words selected from the four pieces of data A, P, Q and M and two words selected from two of the three pieces of data V, B, C and E, during one clock cycle.

#### Step 1

The following is a detailed explanation of operations executed in step 1 of the Montgomery calculation performed by the multi-word arithmetic device 100, in other words step S203 in Fig. 4, with reference to Figs 12A, 12B and 13.

Figs. 12A and 12B show the operating state and input data for the arithmetic unit 20 when step 1 of the Montgomery calculation is executed. The arithmetic unit 20 multiplies each word  $a_i$  forming the integer A with each word  $v_j$  forming the integer V, obtaining partial products with a same digit position (in this case, one digit is equivalent to one word) which it then accumulates (totals), and substitutes the cumulative result into the integer B.

Fig. 12A shows the operating state of the arithmetic unit 20 when a first addition is performed for accumulating partial products with a same digit position. Here, the selector 25 in the arithmetic unit 20 selects a piece of two-word data, by

zero-extending the upper word of a piece of two-word data output from the register 23. This operation is performed to add the upper word of a two-word cumulative value, obtained by accumulating partial products with a same digit position, to a sum of its upper partial products, in other words to a sum of the partial products that are positioned shifted one word to the left of the originally accumulated partial products.

Fig. 12B shows the operating state of the arithmetic unit 20 when addition of cumulative values for partial products with the same digit position is performed for the second time onwards. Here, the selector 25 in the arithmetic unit 20 selects a piece of two-word data output from the register 23.

Fig. 13 shows the calculating procedure when step 1 of the Montgomery calculation is executed by the arithmetic unit 20. The upper part of the drawing shows the integers A [ $a_4, a_3, a_2, a_1, a_0$ ] and V [ $v_4, v_3, v_2, v_1, v_0$ ] on which multiplication is performed, the central part shows partial products arranged in order of calculation and the lower part is a representation of a process in which a sum of partial products having a same digit position is substituted into a word in the integer B [ $b_4, b_3, b_2, b_1, b_0$ ].

The reason for multiplying only the lower five words of the ten-word integer A is that, as shown in Fig. 10, step 1 of the

Montgomery calculation only needs to compute a residue for the integer  $R \pmod{R}$ .

The actual operation performed in step 1 by the arithmetic unit 20 is as follows.

5 First, the control unit 10 initializes the arithmetic unit 20 by transmitting control signals to the arithmetic unit 20 and the memory input/output unit 30.

In a first clock cycle, after a control signal from the control unit 10 puts the arithmetic unit 20 in the operating state shown in Fig. 12A, the arithmetic unit 20 uses the multiplier 21 to multiply a piece of data  $a_0$  and a piece of data  $v_0$  transmitted via the memory input/output unit 30 from the first memory 41 and the second memory 42 respectively, and stores the result of the multiplication in the register 23.

10 In a second clock cycle, the arithmetic unit 20 uses the multiplier 21 to multiply a piece of data  $a_1$  and a piece of data  $v_0$ , transmitted from the first memory 41 and the second memory 42 respectively, adds the result of this multiplication to a value obtained by downshifting the multiplication result obtained in the first clock cycle by one word, and stores the result of the addition in the register 23. Simultaneously, the arithmetic unit 20 writes the lower word of the multiplication result from the first clock cycle held in the

register 23 into a storage area  $b_0$  in the second memory 42.

In a third clock cycle, after being put in the operating state shown in Fig. 12B by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply the piece of data  $a_0$  and a piece of data  $v_1$  transmitted from the first memory 41 and the second memory 42 respectively, adds the result of this multiplication to the two-word cumulative value stored in the register 23 and stores the result of the addition in the register 23.

In a fourth clock cycle, after being put in the operating state shown in Fig. 12A by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply a piece of data  $a_2$  and the piece of data  $v_0$  transmitted from the first memory 41 and the second memory 42 respectively, adds the result of this multiplication to a value obtained by downshifting the multiplication result from the third clock cycle by one word, and stores the result of the addition in the register 23. Simultaneously, the arithmetic unit 20 writes a lower word from the multiplication result of the third clock cycle held in the register 23 into a storage area  $b_1$  in the second memory 42.

Subsequently, the arithmetic unit 20 repeats calculation of and accumulation of partial products with the same digit

position, for all combinations of data  $a_i$  and  $v_j$  where the sum of  $i$  and  $j$  is no greater than 4, and stores the results of these calculations in the storage areas  $b_0$ ,  $b_1$ ,  $b_2$  and  $b_4$ .

This completes the processing for step 1. The upper five words remaining in the register 23 after the multiplication and accumulation in the fifteenth clock cycle have been completed are rounded down.

## Step 2

The following is a detailed explanation of step 2 of the Montgomery calculation performed by the multi-word arithmetic device 100, in other words step S204 in Fig. 4, with reference to Figs. 14A, 14B, 14C and 15.

Figs. 14A and 14B show the operating state and input data for the arithmetic unit 20 when the first half of the processing ( $B \times P$ ) for step 2 of the Montgomery calculation is executed. The arithmetic unit 20 multiplies each word  $b_i$  of the integer  $B$  obtained in step 1 with each word  $p_j$  of the integer  $P$ , while accumulating the partial products with the same digit position obtained from this process and substituting the upper six words of the cumulative result into the integer  $C$ .

Fig. 14A shows the operating state of the arithmetic unit

20 when a first addition of a cumulative value for partial products with the same digit position is performed. Fig. 14B shows the operating state of the arithmetic unit 20 when addition of cumulative values for partial products with a same 5 digit position is performed for the second time onwards.

Fig. 14C shows the operating state and the input data for the arithmetic unit 20 when the second half of the processing (addition of the result of the first half of the processing  $B \times P$  and integer A) in step 2 of the Montgomery calculation is executed. The arithmetic unit 20 adds the integer C obtained from the first half processing, the one-word fixed integer E and the upper six words of the integer A, and substitutes the upper five words of this addition result into the integer M.

Fig. 15 shows the calculating procedure when step 2 of the Montgomery calculation is executed by the arithmetic unit 20. The upper part of the drawing shows the integer B [ $b_4, b_3, b_2, b_1, b_0$ ] and the integer P [ $p_4, p_3, p_2, p_1, p_0$ ] on which multiplication for the first half of the processing is performed. Partial products are arranged in order of 20 calculation from top to bottom in the central part of the drawing. The lower part of the drawing is a representation of a process in which an upper six words of cumulative results for partial products with the same digit position are

substituted into each word of an integer C [ $c_5, c_4, c_3, c_2, c_1, c_0$ ] and the integer C, the integer E and the upper six words of the integer A are added, the result of the addition being substituted into the upper five words of the integer M.

5 Note that the reason for storing only the upper five words from the result of the above multiplication and addition  $(B \times P + A)$  in the integer M is that the relation  $B \times P + A \bmod R = 0$ , makes it clear that the lower half of the calculation result  $(B \times P + A)$ , i.e. the lower five words, must be all zeros.

Therefore, in step 2, the required calculation is executed focusing only on the upper five words of the calculation result. However, since a carry from the sixth word (the sixth from the most significant digit, other words referred to below also being so defined) to the fifth word is considered when computing  $(B \times P + A)$ , the multiplication of integers B and P and the addition of integer A are performed on the upper six words of the integer.

Furthermore, a word containing all ones is also added when performing additions for the sixth word. This enables any 20 carry propagated to the fifth word from the seventh word via the sixth word to be considered when computing  $(B \times P + A)$ . Since it has been ascertained, as described above, that the sixth word for the calculation  $(B \times P + A)$  must be '0', the carry from the

seventh word only needs to be considered if the result of adding the data  $c_0$  and the data  $a_4$  not '0'. If the result of adding the data  $c_0$  and the data  $a_4$  is '0', there is no need to check for a carry, as any carry can be propagated simply by 5 adding the integer E ( $e_0$ ).

Note that incorporating the addition of the data  $e_0$ , having ones in all its bit positions, in the addition of the data  $c_0$  and the data  $a_4$  is equivalent to performing one of the following processing (1) to (4).

(1) When the addition result of data  $c_0$  and data  $a_4$  is '0', and the carry is also '0', a carry '0' is added to the computed data  $m_0$  ( $c_1+a_5$ ).

(2) When the addition result of data  $c_0$  and data  $a_4$  is '0', but the carry is '1', a carry '1' is added to the computed data  $m_0$  ( $c_1+a_5$ ).

(3) When the addition result of data  $c_0$  and data  $a_4$  is not '0', but the carry is '0', a carry '1' is added to the computed data  $m_0$  ( $c_1+a_5$ ).

(4) When the addition result of data  $c_0$  and data  $a_4$  is not 20 '0', and the carry is '1', a carry '2' is added to the computed data  $m_0$  ( $c_1+a_5$ ).

The following is an explanation of the actual operation performed by the arithmetic unit 20 in step 2.

In a first clock cycle, after being put in the operating state shown in Fig. 14A by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply two pieces of data  $b_3$  and  $p_0$ , transmitted via the memory input/output unit 30 from the second memory 42 and the first memory 41 respectively, and stores the multiplication result in the register 23.

In a second clock cycle, after being put in the operating state shown in Fig. 14B by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply two pieces of data  $b_2$  and  $p_1$ , transmitted from the second memory 42 and the first memory 41 respectively, accumulates the obtained multiplication value with the value stored in the register 23 in the first cycle and stores the cumulative result in the register 23.

Subsequently, the arithmetic unit 20 computes partial products (with the same digit position) for all combinations of  $b_i$  and  $p_j$  where the sum of  $i$  and  $j$  is 3, and accumulates the partial products (third and fourth clock cycles).

In a fifth clock cycle, after being put in the operating state shown in Fig. 14A by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply two pieces of data  $b_4$  and  $p_0$ ,

transmitted via the memory input/output unit 30 from the second memory 42 and the first memory 41 respectively, adds the multiplication result and a value obtained by downshifting the value held in the register 23 by one word, and stores the 5 result in the register 23. Simultaneously, the arithmetic unit 20 writes a lower word from the result of the multiplication and accumulation from the fourth cycle held in the register 23 in a storage area  $c_0$  in the second memory 42.

In a sixth clock cycle, after being put in the operating state shown in Fig. 14B by a control signal transmitted from the control unit 10, the arithmetic unit 20 uses the multiplier 21 to multiply two pieces of data  $b_3$  and  $p_1$ , transmitted from the second memory 42 and the first memory 41 respectively, accumulates the obtained multiplication value with the value stored in the register 23 and stores the cumulative result in the register 23.

Subsequently, the arithmetic unit 20 computes partial products for all combinations of  $b_i$  and  $p_j$  where the sum of  $i$  and  $j$  is from 4 to 8, accumulates the partial products, and 20 stores the results in the storage areas  $c_1$ ,  $c_2$ ,  $c_3$ ,  $c_4$  and  $c_5$ . Next, after being put in the operating state shown in Fig. 14C by a control signal transmitted from the control unit 10, the arithmetic unit 20 arranges the digits in integers C [ $c_5$ ,  $c_4$ ,

5       $c_3, c_2, c_1, c_0]$  and  $E [-, -, -, -, -, e_0]$  transmitted from the second memory 42 and integer A  $[a_9, a_8, a_7, a_6, a_5, a_4]$  into words, and performs addition of corresponding words from each of the integers, substituting each of the results into an integer M  $[m_4, m_3, m_2, m_1, m_0, -]$  in a first memory 41.

This means that the arithmetic unit 20 adds the pieces of data  $c_0$  and  $a_4$  during the first clock cycle, adds the piece of data  $c_1$ , the piece of data  $a_5$  and a carry, and substitutes this result into data  $m_0$  during the second clock cycle, and adds the piece of data  $c_2$ , the piece of data  $a_6$  and a carry, and substitutes this result into data  $m_1$  in a third clock cycle. Subsequent processing is performed in a similar manner.

10      This completes the processing for step 2. Note, that in step 2, calculation for partial products of integers B and P is not performed for partial products having complements whose sum is less than 2, for example  $b_0 * p_0$ , and  $b_1 * p_0$ . This means that the processing time required to compute partial products in this invention is less than that for conventional processing in which all of the partial products are multiplied.

Step 3

The following is a detailed explanation of the operations performed by the multi-word arithmetic device 100 in step 3 of the Montgomery calculation, in other words the processing in step S205 in Fig. 4.

5 Figs. 16A and 16B show operating states and input data for the arithmetic unit 20 when step 3 of the Montgomery calculation is performed. The arithmetic unit 20 uses the first memory 41 (integer M) and the second memory 42 (integer N) alternately as temporary working areas (buffers), and computes a residue of the integer M obtained in step 2 modulo an integer P ( $M \bmod P$ ), storing the result in integer M or integer N.

Fig. 16A shows the operating state of the arithmetic unit 20 when the first half of processing for step 3 is performed. In this first half, the arithmetic unit 20 alternates (i) addition of integer M and integer Q ( $= -P$ ), and substitution of the result into integer N, and (ii) addition of integer N and integer Q and substitution of the result into integer M, until an obtained integer M (or N) is negative.

20 Fig. 16B shows the operating state of the arithmetic unit 20 when the second half of processing for step 3 is performed. The arithmetic unit 20 adds the negative integer M (or N) obtained in the first half to integer P, and substitutes the

result into the integer N (or M).

The following is an explanation of the actual processing performed by the arithmetic unit 20 in step 3.

In a first clock cycle, after being put in the operating state shown in Fig. 16A by a control signal transmitted from the control unit 10, the arithmetic unit 20 adds two pieces of data  $m_0$  and  $q_0$ , transmitted via the memory input/output unit 30 from the first memory 41, and stores the addition result in the register 23.

In a second clock cycle, the arithmetic unit 20 adds two pieces of data  $m_1$  and  $q_1$ , transmitted from the first memory 41, and stores the result of the addition in the register 23, whilst simultaneously storing a lower word from a value held in the register 23 from the first cycle in a storage area  $n_0$  in the second memory 42.

Repetition of addition and storage in this way changes the value of integer N in the second memory 42 to  $M+Q$ , in other words  $M-P$ .

Next, the control unit 10 determines the code of the most-recently stored integer N, by receiving a carry generated from the last calculation performed in the above described addition from the memory input/output unit 30. If integer N is determined to be positive, each word of integer N is added to

each word of integer Q and the result substituted into integer M, and the control unit 10 determines the code of this integer M. The two types of addition above ( $M+Q \rightarrow N$ ,  $N+Q \rightarrow M$ ) are alternated until integer M (or N) is negative.

5 When a resulting integer M (or N) is negative, the control unit 10 transmits a control signal to the arithmetic unit 20 via the memory input/output unit 30, thereby setting the operating state of the arithmetic unit 20 to that shown in Fig. 16B. Then, the arithmetic unit 20 adds integer M (or N) and integer P, and substitutes the result into integer N (or M) by repeating addition and storage for each word, in the same way as in the first half.

Thus, the residue of integer M modulo integer P ( $M \bmod P$ ), in other words the final result of the Montgomery calculation, is stored in the integer M in the first memory 41 or in the integer N in the second memory 42, completing step 3.

In this way, the multi-word arithmetic device 100 can execute two types of multi-word arithmetic, modular addition and Montgomery calculation, required for elliptic curve 20 cryptology and the like, despite being provided with just one arithmetic unit 20.

Furthermore, the two-word multiplication and the three-word addition performed respectively by the multiplier 21 and the

three-input adder 22, and the storing of a previous multiplication and addition result in the memory 40 can be executed in parallel as different stages in a pipeline. This enables multi-word arithmetic to be performed at high speed.

5 The multi-word arithmetic device 100 of the present invention has been described based on the embodiment, but the limitations set out thus far need not apply.

For example, the multi-word arithmetic device 100 in this invention performs multi-word arithmetic on five-word integers, and the arithmetic unit 20 uses 32-bit word units, but the invention need not be limited to these numerical values.

Furthermore, the multi-word arithmetic device 100 subtracts a modulus P from a given integer by using a method which involves adding an integer Q ( $= -P$ ) already obtained from an external device, but a method in which the modulus P is subtracted directly may be used.

Fig. 17 is a circuit showing a construction of an arithmetic unit 50 in a modification of the invention enabling 20 the modulus P to be subtracted directly. The arithmetic unit 50 has a similar construction to the arithmetic unit 20 in the embodiment, into which a sign inverting unit 51 has been inserted immediately prior to the second input port  $in_2$  of the

three-input adder 22. The sign inverting unit 51 is capable of inverting signs for  $n$ -word integers, and has a circuit construction and operating function shown respectively in Figs. 18A and 18B. This means that, when a least significant word for an  $n$ -word integer is input, the sign inverting unit 51 inverts each bit of the word and then adds '1' to the result before outputting it. When a higher word is input, the sign inverting unit 51 inverts each bit of the word and outputs it.

Inputting each word of integer P consecutively into such a sign inverting unit 51 has the same effect as inputting each word of integer Q ( $= -P$ ) consecutively into the second input port  $in_2$  of the three-input adder 22. As a result, using this arithmetic unit 50 instead of the arithmetic unit 20 makes the processing in which integer Q is generated beforehand by an external device and passed to the multi-word arithmetic device 100 unnecessary.

Furthermore, the multi-word arithmetic device 100 includes a memory input/output unit 30 for transferring data between the arithmetic unit 20 and the memory 40 and between an external device and the memory 40, but the invention need not have such a limitation. These two types of data transfer may be performed by an external device and another data transfer circuit or similar, rather than by including the memory

input/output unit 30 in the multi-word arithmetic device 100.

Alternatively, the two types of data transfer may be performed by separate circuits, included in each of the arithmetic unit 20 and the memory 40.

5 Here, first and second memories 41 and 42 are each dual-port memories on which two separate accesses can be performed during one clock cycle. Alternatively, single-port memories operated by a clock signal provided at double the frequency may be used.

10 The multi-word arithmetic device 100, in step 2 of the Montgomery calculation, adds six-word intermediate data C, the upper five words of the integer A and the one-word integer E, computing the five-word integer M. Alternatively, an integer AA may be taken as the upper  $(n+1)$  words of the integer A, and the following four values added:

- (i) a carry generated when the least significant word of each of intermediate data C and integer AA are added together;
- (ii) a 1-bit logical value that is '0' when the result of the addition (i) is '0' and '1' when the result is not '0';
- 20 (iii) the upper  $n$  words of the intermediate data C; and
- (iv) the upper  $n$  words of the integer AA.

This enables the multi-word arithmetic device 100 to complete step 2 of the Montgomery calculation without needing to obtain

integer E from an external device.

Furthermore, the multi-word arithmetic device 100 completes step 3 of the Montgomery calculation by storing a final result in one of the first memory 41 (integer M) and the second memory 42 (integer N). Alternatively, a processing similar to the third process in the modular addition may be added, so that an integer N in which the final result is stored is transferred to integer M. This ensures that the final result of the Montgomery calculation will be stored in the integer M.

In the arithmetic unit 20, multiplication by the multiplier 21 and accumulation by the three-input adder 22 are described as being performed during the same clock cycle, but a register may be provided between the multiplier 21 and the three-input adder 22, so that multiplication and addition are performed during two clock cycles. In other words, the pipeline of the arithmetic unit 20 may be divided into three stages (multiplication, addition, and writing into the memory 40). This reduces the maximum burden generated by the pipeline processing during a single clock cycle, and shortens its critical path, enabling the operating frequency of the arithmetic unit 20 to be raised.

When performing Montgomery calculation in the embodiment, the multi-word arithmetic device 100 selects sets of word

pairs, each set formed from all the pairs of words that generate a partial product with a same digit position, sets input values in the multiplier, and adds the result of a multiplication to an accumulated value stored in the register

5 23. Alternatively, however, the result of the multiplication may be added to an accumulated partial product value via the memory 40.

In this case, the memory 40 is already provided with an area for storing an accumulated value. The multi-word arithmetic device 100 may update accumulated values by (a) calculating a partial product, while simultaneously reading a one-word accumulated value from the memory 40, (b) adding the one-word accumulated value to a corresponding word in the partial product, and (c) storing the addition result in the corresponding area in the memory 40. This enables selection of the pairs of data to be multiplied to be performed with greater flexibility.

Although the present invention has been fully described by way of examples with reference to accompanying drawings, it 20 is to be noted that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the present invention, they should be construed as being included

therein.

5

CLAIMS

What is claimed is:

1        1. A multi-word arithmetic device for executing modular  
2        arithmetic on multi-word integers, in accordance with  
3        instructions from an external device, the multi-word  
4        arithmetic device comprising:  
5            a memory;

6            an arithmetic unit for executing, on word units, at least  
7        two types of calculation, including addition and  
8        multiplication, and outputting a one-word calculation result;

9            a memory input/output circuit for performing (1) a first  
10      data transfer for storing in the memory at least one integer  
11      received from an external device, (2) a second data transfer  
12      for inputting at least one integer stored in the memory into  
13      the arithmetic unit in word units, (3) a third data transfer  
14      for storing in the memory the calculation result output from  
15      the arithmetic unit, and (4) a fourth data transfer for  
16      outputting the calculation result from the memory to the  
17      external device; and

18            a control circuit for, according to instructions received  
19      from the external device,

20            (a) specifying, to the memory input/output unit, data to

21 be transferred by the second and third data transfers, and  
22 (b) specifying, to the arithmetic unit, a type of  
23 calculation to be executed,  
24 thereby controlling:  
25 (i) the arithmetic unit to selectively perform one of at  
26 least two types of modular arithmetic on the at least one  
27 integer stored in the memory; and  
28 (ii) the memory input/output circuit to store the  
29 calculation result of the modular arithmetic into the memory.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11

2. The multi-word arithmetic device of Claim 1, wherein  
at least two integers are stored in the memory,  
the arithmetic unit includes:  
an adder for adding at least two pieces of one-word data;  
and  
a multiplier for multiplying at least two pieces of one-  
word data, and  
the memory input/output circuit simultaneously reads one  
word from each of the at least two integers stored in the  
memory, and outputs the read words to one of the adder and the  
multiplier.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
2510  
2511  
2512  
2513  
2514  
2515  
2516  
2517  
2518  
2519  
2520  
2521  
2522  
2523  
2524  
2525  
2526  
2527  
2528  
2529  
2530  
2531  
2532  
2533  
2534  
2535  
2536  
2537  
2538  
2539  
2540  
2541  
2542  
2543  
2544  
2545  
2546  
2547  
2548  
2549  
2550  
2551  
2552  
2553  
2554  
2555  
2556  
2557  
2558  
2559  
2560  
2561  
2562  
2563  
2564  
2565  
2566  
2567  
2568  
2569  
2570  
2571  
2572  
2573  
2574  
2575  
2576  
2577  
2578  
2579  
2580  
2581  
2582  
2583  
2584  
2585  
2586  
2587  
2588  
2589  
2590  
2591  
2592  
2593  
2594  
2595  
2596  
2597  
2598  
2599  
25100  
25101  
25102  
25103  
25104  
25105  
25106  
25107  
25108  
25109  
25110  
25111  
25112  
25113  
25114  
25115  
25116  
25117  
25118  
25119  
25120  
25121  
25122  
25123  
25124  
25125  
25126  
25127  
25128  
25129  
25130  
25131  
25132  
25133  
25134  
25135  
25136  
25137  
25138  
25139  
25140  
25141  
25142  
25143  
25144  
25145  
25146  
25147  
25148  
25149  
25150  
25151  
25152  
25153  
25154  
25155  
25156  
25157  
25158  
25159  
25160  
25161  
25162  
25163  
25164  
25165  
25166  
25167  
25168  
25169  
25170  
25171  
25172  
25173  
25174  
25175  
25176  
25177  
25178  
25179  
25180  
25181  
25182  
25183  
25184  
25185  
25186  
25187  
25188  
25189  
25190  
25191  
25192  
25193  
25194  
25195  
25196  
25197  
25198  
25199  
25200  
25201  
25202  
25203  
25204  
25205  
25206  
25207  
25208  
25209  
25210  
25211  
25212  
25213  
25214  
25215  
25216  
25217  
25218  
25219  
25220  
25221  
25222  
25223  
25224  
25225  
25226  
25227  
25228  
25229  
25230  
25231  
25232  
25233  
25234  
25235  
25236  
25237  
25238  
25239  
25240  
25241  
25242  
25243  
25244  
25245  
25246  
25247  
25248  
25249  
25250  
25251  
25252  
25253  
25254  
25255  
25256  
25257  
25258  
25259  
25260  
25261  
25262  
25263  
25264  
25265  
25266  
25267  
25268  
25269  
25270  
25271  
25272  
25273  
25274  
25275  
25276  
25277  
25278  
25279  
25280  
25281  
25282  
25283  
25284  
25285  
25286  
25287  
25288  
25289  
25290  
25291  
25292  
25293  
25294  
25295  
25296  
25297  
25298  
25299  
252100  
252101  
252102  
252103  
252104  
252105  
252106  
252107  
252108  
252109  
252110  
252111  
252112  
252113  
252114  
252115  
252116  
252117  
252118  
252119  
252120  
252121  
252122  
252123  
252124  
252125  
252126  
252127  
252128  
252129  
252130  
252131  
252132  
252133  
252134  
252135  
252136  
252137  
252138  
252139  
252140  
252141  
252142  
252143  
252144  
252145  
252146  
252147  
252148  
252149  
252150  
252151  
252152  
252153  
252154  
252155  
252156  
252157  
252158  
252159  
252160  
252161  
252162  
252163  
252164  
252165  
252166  
252167  
252168  
252169  
252170  
252171  
252172  
252173  
252174  
252175  
252176  
252177  
252178  
252179  
252180  
252181  
252182  
252183  
252184  
252185  
252186  
252187  
252188  
252189  
252190  
252191  
252192  
252193  
252194  
252195  
252196  
252197  
252198  
252199  
252200  
252201  
252202  
252203  
252204  
252205  
252206  
252207  
252208  
252209  
252210  
252211  
252212  
252213  
252214  
252215  
252216  
252217  
252218  
252219  
252220  
252221  
252222  
252223  
252224  
252225  
252226  
252227  
252228  
252229  
252230  
252231  
252232  
252233  
252234  
252235  
252236  
252237  
252238  
252239  
252240  
252241  
252242  
252243  
252244  
252245  
252246  
252247  
252248  
252249  
252250  
252251  
252252  
252253  
252254  
252255  
252256  
252257  
252258  
252259  
252260  
252261  
252262  
252263  
252264  
252265  
252266  
252267  
252268  
252269  
252270  
252271  
252272  
252273  
252274  
252275  
252276  
252277  
252278  
252279  
252280  
252281  
252282  
252283  
252284  
252285  
252286  
252287  
252288  
252289  
252290  
252291  
252292  
252293  
252294  
252295  
252296  
252297  
252298  
252299  
252300  
252301  
252302  
252303  
252304  
252305  
252306  
252307  
252308  
252309  
252310  
252311  
252312  
252313  
252314  
252315  
252316  
252317  
252318  
252319  
252320  
252321  
252322  
252323  
252324  
252325  
252326  
252327  
252328  
252329  
252330  
252331  
252332  
252333  
252334  
252335  
252336  
252337  
252338  
252339  
252340  
252341  
252342  
252343  
252344  
252345  
252346  
252347  
252348  
252349  
252350  
252351  
252352  
252353  
252354  
252355  
252356  
252357  
252358  
252359  
252360  
252361  
252362  
252363  
252364  
252365  
252366  
252367  
252368  
252369  
252370  
252371  
252372  
252373  
252374  
252375  
252376  
252377  
252378  
252379  
252380  
252381  
252382  
252383  
252384  
252385  
252386  
252387  
252388  
252389  
252390  
252391  
252392  
252393  
252394  
252395  
252396  
252397  
252398  
252399  
252400  
252401  
252402  
252403  
252404  
252405  
252406  
252407  
252408  
252409  
252410  
252411  
252412  
252413  
252414  
252415  
252416  
252417  
252418  
252419  
252420  
252421  
252422  
252423  
252424  
252425  
252426  
252427  
252428  
252429  
252430  
252431  
252432  
252433  
252434  
252435  
252436  
252437  
252438  
252439  
252440  
252441  
252442  
252443  
252444  
252445  
252446  
252447  
252448  
252449  
252450  
252451  
252452  
252453  
252454  
252455  
252456  
252457  
252458  
252459  
252460  
252461  
252462  
252463  
252464  
252465  
252466  
252467  
252468  
252469  
252470  
252471  
252472  
252473  
252474  
252475  
252476  
252477  
252478  
252479  
252480  
252481  
252482  
252483  
252484  
252485  
252486  
252487  
252488  
252489  
252490  
252491  
252492  
252493  
252494  
252495  
252496  
252497  
252498  
252499  
252500  
252501  
252502  
252503  
252504  
252505  
252506  
252507  
252508  
252509  
252510  
252511  
252512  
252513  
252514  
252515  
252516  
252517  
252518  
252519  
252520  
252521  
252522  
252523  
252524  
252525  
252526  
252527  
252528  
252529  
252530  
252531  
252532  
252533  
252534  
252535  
252536  
252537  
252538  
252539  
252540  
252541  
252542  
252543  
252544  
252545  
252546  
252547  
252548  
252549  
252550  
252551  
252552  
252553  
252554  
252555  
252556  
252557  
252558  
252559  
252560  
252561  
252562  
252563  
252564  
252565  
252566  
252567  
252568  
252569  
252570  
252571  
252572  
252573  
252574  
252575  
252576  
252577  
252578  
252579  
252580  
252581  
252582  
252583  
252584  
252585  
252586  
252587  
252588  
252589  
252590  
252591  
252592  
252593  
252594  
252595  
252596  
252597  
252598  
252599  
252600  
252601  
252602  
252603  
252604  
252605  
252606  
252607  
252608  
252609  
252610  
252611  
252612  
252613  
252614  
252615  
252616  
252617  
252618  
252619  
252620  
252621  
252622  
252623  
252624  
252625  
252626  
252627  
252628  
252629  
252630  
252631  
252632  
252633  
252634  
252635  
252636  
252637  
252638  
252639  
252640  
252641  
252642  
252643  
252644  
252645  
252646  
252647  
252648  
252649  
252650  
252651  
252652  
252653  
252654  
252655  
252656  
252657  
252658  
252659  
252660  
252661  
252662  
252663  
252664  
252665  
252666  
252667  
252668  
252669  
252670  
252671  
252672  
252673  
252674  
252675  
252676  
252677  
252678  
252679  
252680  
252681  
252682  
252683  
252684  
252685  
252686  
252687  
252688  
252689  
252690  
252691  
252692  
252693  
252694  
252695  
252696  
252697  
252698  
252699  
252700  
252701  
252702  
252703  
252704  
252705  
252706  
252707  
252708  
252709  
252710  
252711  
252712  
252713  
252714  
252715  
252716  
252717  
252718  
252719  
252720  
252721  
252722  
252723  
252724  
252725  
252726  
252727  
252728  
252729  
252730  
252731  
252732  
252733  
252734  
252735  
252736  
252737  
252738  
252739  
252740  
252741  
252742  
252743  
252744  
252745  
252746  
252747  
252748  
252749  
252750  
252751  
252752  
252753  
252754  
252755  
252756  
252757  
252758  
252759  
252760  
252761  
252762  
252763  
252764  
252765  
252766  
252767  
252768  
252769  
252770  
252771  
252772  
252773  
252774  
252775  
252776  
252777  
252778  
252779  
252780  
252781  
252782  
252783  
252784  
252785  
252786  
252787  
252788  
252789  
252790  
252791  
252792  
252793  
252794  
252795  
252796  
252797  
252798  
252799  
252800  
252801  
252802  
252803  
252804  
252805  
252806  
252807  
252808  
252809  
252810  
252811  
252812  
252813  
252814  
252815  
252816  
252817  
252818  
252819  
252820  
252821  
252822  
252823  
252824  
252825  
252826  
252827  
252828  
252829  
252830  
252831  
252832  
252833  
252834  
252835  
252836  
252837  
252838  
252839  
252840  
252841  
252842  
252843  
252844  
252845  
252846  
252847  
252848  
252849  
252850  
252851  
252852  
252853  
252854  
252855  
252856  
252857  
252858  
252859  
252860  
252861  
252862  
252863  
252864  
252865  
252866  
252867  
252868  
252869  
252870  
252871  
252872  
252873  
252874  
252875  
252876  
252877  
252878  
252879  
252880  
252881  
252882  
252883  
252884  
252885  
252886  
252887  
252888  
252889  
252890  
252891  
252892  
252893  
252894  
252895  
252896  
252897  
252898  
252899  
252900  
252901  
252902  
252903  
252904  
252905  
252906  
252907  
252908  
252909  
252910  
252911  
252912  
252913  
252914  
252915  
252916  
252917  
252918  
252919  
252920  
252921  
252922  
252923  
252924  
252925  
252926  
252927  
252928  
252929  
252930  
252931  
252932  
252933  
252934  
252935  
252936  
252937  
252938  
252939  
252940  
252941  
252942  
252943  
252944  
252945  
252946  
252947  
252948  
252949  
252950  
252951  
252952  
252953  
252954  
252955  
252956  
252957  
252958  
252959  
252960  
252961  
252962  
252963  
252964  
252965  
252966  
252967  
252968  
252969  
252970  
252971  
252972  
252973  
252974  
252975  
252976  
252977  
252978  
252979  
252980  
252981  
252982  
252983  
252984  
252985  
252986  
252987  
252988  
252989  
252990  
252991  
252992  
252993  
252994  
252995  
252996  
252997  
252998  
252999  
252100  
252101  
252102  
252103  
252104  
252105  
252106  
252107  
252108  
252109  
252110  
252111  
252112  
252113  
252114  
252115  
252116  
252117  
252118  
252119  
252120  
252121  
252122  
252123  
252124  
252125  
252126  
252127  
252128  
252129  
252130  
252131  
252132  
252133  
252134  
252135  
252136  
252137  
252138  
252139  
252140  
252141  
252142  
252143  
252144  
252145  
252146  
252147  
252148  
252149  
252150  
252151  
252152  
252153  
252154  
252155  
252156  
252157  
252158  
252159  
252160  
252161  
252162  
252163  
252164  
252165  
252166  
252167  
252168  
252169  
252170  
252171  
252172  
252173  
252174  
252175  
252176  
252177  
252178  
252179  
252180  
252181  
252182  
252183  
252184  
252185  
252186  
252187

2       the memory is divided into two dual-port memories, each  
3       allowing access to two storage areas designated by two  
4       addresses, and allowing (1) two read operations, or (2) one  
5       read operation and one write operation to be performed  
6       simultaneously on word units; and

7       the at least two integers are stored in each dual-port  
8       memory so that the memory input/output circuit can  
9       simultaneously (1) read a piece of one-word data  
10      simultaneously from each of the integers stored in the two  
11      dual-port memories, and have the read pieces of data input  
12      into one of the adder and the multiplier, and (2) write a  
13      piece of one-word data output from one of the adder and the  
14      multiplier into one of the two dual-port memories.

1       4. The multi-word arithmetic device of Claim 1, wherein  
2       the arithmetic unit, according to instructions from the  
3       control circuit, executes one of the following three  
4       calculations: (1) addition of at least two pieces of one-word  
5       data; (2) multiplication of two pieces of one-word data; and  
6       (3) multiplication of two pieces of one-word data and  
7       accumulation of multiplication results.

1       5. The multi-word arithmetic device of Claim 4, wherein

2 the arithmetic unit includes:

3 a multiplier receiving an input of two pieces of one-word

4 data and outputting a piece of two-word data;

5 an adder receiving an input of at least two pieces of two-

6 word data, including a piece of two-word data output from the

7 multiplier, and outputting a piece of multi-word data; and

8 a selecting circuit selecting, according to instructions

9 from the control circuit:

10 (1), data to be input into one of the multiplier and the  
11 adder out of data transmitted from the memory input/output  
12 circuit; and

13 (2) data to be output as the calculation result out of data  
14 output from one of the adder and the multiplier.

1 6. The multi-word arithmetic device of Claim 1, wherein

2 the at least two types of modular arithmetic include modular  
3 addition, and

4 on receiving, from the external device, an instruction to  
5 execute modular addition and an indication of a number of  
6 words  $n$  for each integer on which modular addition is to be  
7 performed, the control circuit controls the memory  
8 input/output circuit and the arithmetic unit to execute the  
9 following processing:

10 (1) the memory input/output circuit obtains from the  
11 external device and stores in the memory two  $n$ -word integers A  
12 and B on which modular addition is to be executed and a  $n$ -word  
13 integer P showing a modulus;

14 (2) the memory input/output circuit (a) reads  
15 simultaneously, from the integers A, B and P stored in the  
16 memory, pieces of one-word data  $a$ ,  $b$  and  $p$ , each with a same  
17 digit position, and has the read pieces of data input into the  
18 arithmetic unit, while (b) storing in the memory a piece of  
19 one-word data  $w$  output from the arithmetic unit, and repeats  
20 processes (a) and (b) sequentially from a lowest-order word in  
21 each integer until  $n$  words of data are obtained, enabling an  
22  $n$ -word integer  $W$  to be stored in the memory; and

23 (3) the arithmetic unit repeats  $n$  times a process in which  
24 the pieces of data  $a$ ,  $b$  and  $p$  received from the memory  
25 input/output circuit are computed as  $a + b - p$ , propagating a  
26 carry, and a result  $w$  is output.

1        7. The multi-word arithmetic device of Claim 6, wherein  
2        the control circuit determines whether a carry has been  
3        generated by the arithmetic unit immediately after completion  
4        of the processing (1) to (3) and if a carry has been  
5        generated, further controls the memory input/output circuit

6 and the adder to execute the following processing:

7 (4) the memory input/output circuit (a) reads

8 simultaneously, from the integers  $W$  and  $P$  stored in the

9 memory, pieces of one-word data  $w$  and  $p$ , each with a same

10 digit position, and has the read pieces of data input into the

11 arithmetic unit, while (b) storing in the memory a piece of

12 one-word data  $c$  output from the arithmetic unit and repeats

13 processes (a) and (b) sequentially from a lowest-order word in

14 each integer until  $n$  words of data are obtained, enabling an

15  $n$ -word integer  $C$  to be stored in the memory; and

16 (5) the arithmetic unit repeats  $n$  times a process in which

17 the pieces of data  $w$  and  $p$  received from the memory

18 input/output circuit are computed as  $w + p$ , propagating a

19 carry, and a result  $c$  is output.

1 8. The multi-word arithmetic unit of Claim 1, wherein the

2 at least two types of modular arithmetic include Montgomery

3 reduction calculating a residue for  $A \cdot R^{(-1)} \bmod P$ , when each

4 word has  $k$  bits,  $A$  is a  $2n$ -word integer used for input data,  $R$

5 is an integer  $2^{(k \times n)}$  and  $P$  is an  $n$ -word integer; and

6 upon receiving, from the external device, an instruction to

7 execute Montgomery reduction and an indication of a number of

8 words  $2n$  for an integer  $A$  on which Montgomery reduction is to

9 be performed, the control circuit controls the memory  
10 input/output circuit and the arithmetic unit to execute  
11 Montgomery reduction.

1 9. The multi-word arithmetic device of Claim 8, wherein,  
2 when receiving an instruction to execute Montgomery reduction  
3 from the external device, the control circuit controls the  
4 memory input/output circuit and the arithmetic unit so as to  
5 execute the following processing:

6 (1) the memory input/output circuit acquires integers A, P  
7 and V from the external device and stores the obtained  
8 integers in the memory, the integer V being  $-P^{(-1)} \bmod R$ ;

9 (2) the arithmetic unit computes partial products for words  
10 from each of (i) a lower  $n$  words of the integer A stored in  
11 the memory, and (ii) the integer V, and accumulates words in  
12 partial products having a same digit position, repeating the  
13 process sequentially from a lowest word in each integer until  
14  $n$  words of accumulated results are obtained, and storing the  
15 accumulated results in the memory as a piece of  $n$ -word  
16 intermediate data B;

17 (3) the arithmetic unit computes partial products for words  
18 from each of (a) the piece of intermediate data B and (b) the  
19 integer P stored in the memory, and accumulates words in the

20 partial products having a same digit position so that, when a  
21 lowest word is a 0th word, accumulated results for a 0th to  
22 ( $n-3$ )th word are not obtained, but accumulated results for a  
23 ( $n-2$ )th word to a ( $2n-1$ )th word are obtained and stored in the  
24 memory as the upper ( $n+1$ ) words of a piece of intermediate  
25 data D;

26 (4) the arithmetic unit (a) generates (i) a carry obtained  
27 from a one-word addition performed by adding a lowest word  
28 from each of the piece of intermediate data D and an integer  
29 AA, and (ii) a one-bit logical value, the integer AA being an  
30 upper ( $n+1$ ) words of the integer A, and the one-bit logical  
31 value being 0 when a one-word addition result is 0, and 1 when  
32 the one-word addition result is not 0, and (b) adds an upper  $n$   
33 words of the piece of intermediate data D, an upper  $n$  words of  
34 the integer AA, the carry and the one-bit logical value, by  
35 repeating addition of word units sequentially from a lowest  
36 word in each integer, while propagating a carry, until  $n$  words  
37 of data are obtained, and stores an addition result in the  
38 memory as a piece of  $n$ -word output data M; and

39 (5) when the output data M stored in the memory is at least  
40 as large as the integer P, the arithmetic unit subtracts the  
41 integer P from the output data M until the output data M is 0  
42 or a positive integer smaller than the integer P, by repeating

43 subtraction of word units sequentially from a lowest word in  
44 each integer, while propagating a carry, until  $n$  words of data  
45 are obtained, and stores the subtraction results in the memory  
46 as a new piece of  $n$ -word output data  $M$ .

1 10. The multi-word arithmetic device of Claim 9, wherein  
2 in processing (4), the arithmetic unit adds a piece of one-  
3 word data containing all ones to the piece of intermediate  
4 data  $D$  and the integer  $AA$ , and stores an upper  $n$  words of an  
5 obtained addition result in the memory as the output data  $M$ .

1 11. The multi-word arithmetic device of Claim 10, wherein,  
2 in processing (2) and (3), the arithmetic unit selects sets of  
3 word pairs, each set formed from all the pairs of words that  
4 generate a partial product with a same digit position, sets  
5 input values in the multiplier, and computes and accumulates  
6 the partial products for the selected pairs of words in  
7 sequence from the set with a lowest digit position.

1 12. The multi-word arithmetic device of Claim 11, wherein,  
2 in processing (2) and (3), the arithmetic unit stores in the  
3 memory as part of a multiplication result a lower word from a  
4 two-word accumulated result obtained by accumulating partial

5 products with the same digit position, and adds an upper word  
6 from the accumulated result to partial products that have a  
7 digit position one word higher and are thus the next to be  
8 calculated.

1 13. The multi-word arithmetic device of Claim 12, wherein  
2 the arithmetic unit performs an operation for storing a lower  
3 word from the accumulated result in the memory simultaneously  
4 with an operation for adding an upper word from the  
5 accumulated result to partial products that have a digit  
6 position one word higher and are thus the next to be  
7 calculated.

1 14. The multi-word arithmetic device of Claim 10, wherein,  
2 when computing and accumulating partial products in processing  
3 (2) and (3), the arithmetic unit updates accumulated values by  
4 (a) simultaneously (i) computing a partial product and (ii)  
5 reading a previously accumulated one-word value from the  
6 memory, (b) adding the accumulated one-word value to a  
7 corresponding word in the partial product, and (c) storing a  
8 result of the addition in a corresponding area of the memory.

1 15. A multi-word arithmetic device for executing modular

2 arithmetic on multi-word integers, in accordance with  
3 instructions from an external device, the multi-word  
4 arithmetic device comprising:  
5 a memory;  
6 an arithmetic unit for executing, on word units, at least  
7 two types of calculation, including addition and  
8 multiplication, and outputting a one-word calculation result;  
9 a memory input/output circuit for performing (1) a first  
10 data transfer for storing in the memory at least one integer  
11 received from an external device, (2) a second data transfer  
12 for inputting at least one integer stored in the memory into  
13 the arithmetic unit in word units, (3) a third data transfer  
14 for storing in the memory the calculation result output from  
15 the arithmetic unit, and (4) a fourth data transfer for  
16 outputting the calculation result from the memory to the  
17 external device; and  
18 a control circuit for, according to instructions received  
19 from the external device,  
20 (a) specifying, to the memory input/output unit, data to  
21 be transferred by the second and third data transfers, and  
22 (b) specifying, to the arithmetic unit, a type of  
23 calculation to be executed,  
24 thereby controlling:

25 (i) the arithmetic unit to selectively perform one of at  
26 least two types of modular arithmetic on the at least one  
27 integer stored in the memory; and  
28 (ii) the memory input/output circuit to store the  
29 calculation result of the modular arithmetic into the memory,  
30 wherein the at least two types of modular arithmetic  
31 include modular addition and Montgomery reduction; and  
32 the control circuit controls the memory input/output  
33 circuit and the arithmetic unit so that the arithmetic unit  
34 (1) computes  $A+B \bmod P$  when an instruction for executing  
35 modular addition is received from the external device, A, B  
36 and P being  $n$ -word integers, and (2) computes a residue for  $A \cdot$   
37  $R^{(-1)} \bmod P$ , when an instruction for executing Montgomery  
38 reduction is received from the external device, each word  
39 having  $k$  bits, A being a  $2n$ -word integer used as input data, R  
40 being an integer  $2^{(k \times n)}$  and P being an  $n$ -word integer.

1        16. The multi-word arithmetic unit of Claim 15, wherein  
2        the arithmetic unit includes:  
3            a multiplier receiving an input of two pieces of one-word  
4            data and outputting a piece of two-word data;  
5            an adder receiving an input of at least two pieces of two-  
6            word data, including a piece of two-word data output from the

7       multiplier, and outputting a piece of multi-word data; and  
8            a selecting circuit selecting, according to instructions  
9        from the control circuit:

10       (1), data to be input into one of the multiplier and the  
11       adder out of data transmitted from the memory input/output  
12       circuit; and

13       (2) data to be output as the calculation result out of data  
14       output from one of the adder and the multiplier.

1       17. The multi-word arithmetic unit of Claim 16, wherein  
2       the memory is divided into two dual-port memories, each  
3       allowing access to two storage areas designated by two  
4       addresses, and allowing (1) two read operations, or (2) one  
5       read operation and one write operation to be performed  
6       simultaneously on word units; and

7       the at least two integers are stored in each dual-port  
8       memory so that the memory input/output circuit can  
9       simultaneously (1) read a piece of one-word data  
10       simultaneously from each of the integers stored in the two  
11       dual-port memories, and have the read pieces of data input  
12       into one of the adder and the multiplier, and (2) write a  
13       piece of one-word data output from one of the adder and the  
14       multiplier into one of the two dual-port memories.

ABSTRACT OF THE DISCLOSURE

A multi-word arithmetic device, capable of executing a variety of types of multi-word arithmetic required for elliptic curve cryptology, includes the following. A memory 40, formed from two dual-port memories 41 and 42, temporarily stores  $n$ -word integers on which calculation is performed, and a calculation result. An arithmetic unit 20 executes two or more types of calculation, including addition and multiplication, on each word, and outputs a one-word result. A memory input/output unit 30 supplies a maximum of three pieces of one-word data from the memory 40 to the arithmetic unit 20, while simultaneously storing a one-word calculation result from the arithmetic unit 20 in the memory 40. A control unit 10 controls the arithmetic unit 20 and the memory input/output unit 30 so as to have the arithmetic unit execute one of modular addition and Montgomery reduction on  $n$  words.

# PRICE, GESS & UBELL

ATTORNEYS AT LAW

JOSEPH W. PRICE  
ALBIN H. GESS  
FRANKLIN D. UBELL  
MICHAEL J. MOFFATT  
GORDON E. GRAY III  
BRADLEY D. BLANCHE

2100 S.E. MAIN STREET, SUITE 250  
IRVINE, CALIFORNIA 92614-6238

A PROFESSIONAL CORPORATION

TELEPHONE: (949) 261-8433  
FACSIMILE: (949) 261-9072  
FACSIMILE: (949) 261-1726

e-mail: pgu@pgulaw.com

## DRAWINGS - EIGHTEEN (18) SHEETS

Applicant(s): Natsume Matsuzaki et al.  
Title: A MULTI-WORD ARITHMETIC DEVICE FOR FASTER COMPUTATION OF CRYPTOSYSTEM CALCULATIONS  
Attorney's  
Docket No.: NAK1-BK59

**"EXPRESS MAIL" MAILING**  
**LABEL NO. EM342593078US**

**DATE OF DEPOSIT: April 6, 2000**

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6A

41


a0
a1
a2
a3
a4
•
•
p0
p1
p2
p3
p4
•
•
q0
q1
q2
q3
q4

FIG. 6B

42

b0
b1
b2
b3
b4
•
•
c0
c1
c2
c3
c4
•
•
w0
w1
w2
w3
w4

FIG. 7






FIG. 8A




FIG. 8B




FIG. 8B

CLOCK

FIG. 9A

$\text{Reg} \leftarrow a_0 + b_0 + q_0 + \text{carry}$	$\text{Reg} \leftarrow a_1 + b_1 + q_1 + \text{carry}$	$\text{Reg} \leftarrow a_2 + b_2 + q_2 + \text{carry}$	$\text{Reg} \leftarrow a_3 + b_3 + q_3 + \text{carry}$
$w_0 \leftarrow \text{Reg}$	$w_1 \leftarrow \text{Reg}$	$w_2 \leftarrow \text{Reg}$	

FIG. 9B

$\text{Reg} \leftarrow w_0 + p_0 + \text{carry}$	$\text{Reg} \leftarrow w_1 + p_1 + \text{carry}$	$\text{Reg} \leftarrow w_2 + p_2 + \text{carry}$	$\text{Reg} \leftarrow w_3 + p_3 + \text{carry}$
$c_0 \leftarrow \text{Reg}$	$c_1 \leftarrow \text{Reg}$	$c_2 \leftarrow \text{Reg}$	

FIG. 9C

$\text{Reg} \leftarrow w_0$	$\text{Reg} \leftarrow w_1$	$\text{Reg} \leftarrow w_2$	$\text{Reg} \leftarrow w_3$
$c_0 \leftarrow \text{Reg}$	$c_1 \leftarrow \text{Reg}$	$c_2 \leftarrow \text{Reg}$	

FIG. 10




FIG. 11A

a0
a1
a2
a3
a4
a5
a6
a7
a8
a9
•
•
p0
p1
p2
p3
p4
•
•
q0
q1
q2
q3
q4
•
•
m0
m1
m2
m3
m4

41

FIG. 11B

v0
v1
v2
v3
v4
v5
•
•
b0
b1
b2
b3
b4
•
•
c0
c1
c2
c3
c4
c5
•
•
e0(0xffffffff)
•
•
m0
m1
m2
m3
m4

42

FIG. 12A




FIG. 12B




FIG. 13




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 15




FIG. 16A




FIG. 16B




FIG. 17




FIG. 18A





FIG. 18B



JOSEPH W. PRICE  
ALBIN H. GESS  
FRANKLIN D. UBELL  
MICHAEL J. MOFFATT  
GORDON E. GRAY III  
BRADLEY D. BLANCHE

# PRICE, GESS & UBELL

ATTORNEYS AT LAW

2100 S.E. MAIN STREET, SUITE 250

IRVINE, CALIFORNIA 92614-6238

A PROFESSIONAL CORPORATION

TELEPHONE: (949) 261-8433

FACSIMILE: (949) 261-9072

FACSIMILE: (949) 261-1726

e-mail: pgulaw.com

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

Applicant(s):

Natsume Matsuzaki et al.

Title:

A MULTI-WORD ARITHMETIC DEVICE FOR FASTER  
COMPUTATION OF CRYPTOSYSTEM CALCULATIONS

Attorney's

Docket No.:

NAK1-BK59

"EXPRESS MAIL" MAILING  
LABEL NO. EM342593078US

DATE OF DEPOSIT: April 6, 2000



I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional application(s) listed below:

(Application Serial No.)	(Filing Date)
(Application Serial No.)	(Filing Date)
(Application Serial No.)	(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Joseph W. Price, Reg. No. 25,124  
 Albin H. Gess, Reg. No. 25,726  
 Franklin D. Ubell, Reg. No. 27,009

Doyle B. Johnson, Reg. No. 39,240  
 Michael J. Moffatt, Reg. No. 39,304  
 Bradley D. Blanche, Reg. No. 38,387

Send Correspondence to: Joseph W. Price  
 PRICE, GEES & UBELL  
 2100 S.E. Main St., Ste. 250  
 Irvine, CA 92614

Direct Telephone Calls to: (name and telephone number)  
 Joseph W. Price, 949/261-8433

Full name of sole or first inventor	Natsume MATSUZAKI	
Sole or first inventor's signature	Natsume Matsuaki	Date March 30, 2000
Residence	1-6-7-803, Aomadaninishi, Monou-shi, Osaka-fu 562-0023 Japan	
Citizenship	Japan	
Post Office Address	same as residence	

Full name of second inventor, if any	Yasuo OKUMURA	
Second inventor's signature	Yasuo Okumura	Date March 30, 2000
Residence	2-26-3, Yagumokitamachi, Moriguchi-shi, Osaka-fu 570-0008 Japan	
Citizenship	Japan	
Post Office Address	same as residence	

Full name of third inventor, if any	Takatoshi ONO	
Third inventor's signature	<i>Takatoshi Ono</i>	Date
Residence Shiunsou 2-201, Azaobuchi 53-2, Oaza Jimokuji, Jimokuji-cho, Ama-gun, Aichi-ken 490-1111 Japan		
Citizenship	Japan	
Post Office Address	same as residence	

Full name of fourth inventor, if any		
Fourth inventor's signature		
Residence		
Citizenship		
Post Office Address		

Full name of fifth inventor, if any		
Fifth inventor's signature		
Residence		
Citizenship		
Post Office Address		

Full name of sixth inventor, if any		
Sixth inventor's signature		
Residence		
Citizenship		
Post Office Address		